

# Watchmen/Cyborg AMD Schematics Lucienne

2020-10-19

REV : X01

**DY : None Installed**

**UMA: UMA only installed**

**OPS: DISCRTE OPTIMUS installed**

<https://vinafix.com>

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A3

Document Number

**Watchmen/Cyborg AMD**

Rev

**X00**

Date: Friday, October 23, 2020

Sheet 1 of 106





D


C

B


A

(Blanking)

CB 14 N

<div><div></div><div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div></div>		
Title		
CPU (RSVD)		
Size	Document Number	Rev
A4	Watchmen/Cyborg AMD	X00
Date:	Friday, October 23, 2020	Sheet 4 of 106

SSID = CPU




<https://vinafix.com>

APU Type 2 does not support Channel A



ADD, CMD, CTL, 40Ω  
DATA CHECK, 50Ω  
Misc. 40~60Ω  
DDR CLK, 72Ω  
DQS, 80Ω

DDR4 Channel A to SO-DIMM

ADD and CLK on the sam layer





DM, DQ & DQS on the same layer



Do Not Stuff

DM, DQ & DQS on the same layer



Follow CRB 20190423

1D2V\_S3

CB 14 N


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR4 CHA)**

Size A3 Document Number: **Watchmen/Cyborg AMD** Rev: **X00**

Date: Friday, October 23, 2020 Sheet 5 of 106


**SSID = CPU**




<https://vinafix.com>

## DDR4 Channel B to SO-DIMM


### ADD and CLK on the sam layer



ADD, CMD, CTL, 40Ω  
DATA CHECK, 50Ω  
Misc. 40~60Ω  
DDR CLK, 72Ω  
DQS, 80Ω



### DM, DQ & DQS on the same layer



Signal GRP	Signal			
Clocks	CLK			
Address	ADD	BANK	BG	
Command	RAS_L	CAS_L	WE_L	ACT
Control	CKE	ODT	CS_L	
Data	Data	DM	DQS	
Misc.	M_RESET_L	M_EVENT_L	M_ALERT	

**CB 14 N**



Title			
<b>CPU (DDR4 CHB)</b>			
Size	Document Number		Rev
A3		<b>Watchmen/Cyborg AMD</b>	<b>X000</b>
Date:	Friday, October 23, 2020	Sheet 6 of	106


**Table 7. FP6 Processor Voltage Supply Currents for AMD Family 17h Models 60h-6Fh Processors**

**NOTICE:** To identify the proper requirements for AMD Family 17h Models 60h and AMD Family 17 Models 68h, see notes 8 and 9.

Supply <sup>1</sup>	Nominal Voltage at Pkg Ball (V) <sup>2</sup>	Condition	SYSTEM_CONFIGURATION					
			1 10 W	2 15 W	3 25 W	4 35 W	5 45 W	6 54 W
VDDCR_VDD	Variable	TDC <sup>3</sup>	20	33	44	51	58	
	(0.6-1.55) <sup>5</sup>	EDC	34	50 <sup>8</sup> /70 <sup>9</sup>	70	90	96	
		Max Loadstep <sup>4</sup>	29	43 <sup>8</sup> /65 <sup>9</sup>	65	76	84	
VDDCR_SOC	Variable	TDC <sup>3</sup>	10	13	15			
	(0.6-1.55) <sup>5</sup>	EDC	13	17	20			
		Max Loadstep <sup>4</sup>	10	13	15			
VDDIO_MEM_S3 <sup>6</sup>	1.10	TDC	6.00					
	1.20	TDC	6.00					
	1.20	TDC	1.00					
VDDIO_VPH <sup>7</sup>	1.80	TDC	1.00					
VDDP	0.75	TDC	2.00					
VDDP_S5	0.75	TDC	2.00					
VDD_18	1.80	TDC	2.50					
VDD_18_S5	1.80	TDC	1.00					
VDD_33	3.30	TDC	0.25					
VDD_33_S5	3.30	TDC	0.25					
VDDIO_AUDIO	1.20	TDC	0.20					
	1.50	TDC	0.20					
	1.80	TDC	0.20					
VDDBT_RTC G	3.00	TDC	4.5 μA					

**Notes:**

1. These specifications are for the processor only. For voltage supplies that are used by other components on the platform, consult documentation for that component to ensure that both specifications are met.
2. A voltage supply must be capable of providing any specified nominal voltage based on processor configuration. An OPN may only support a subset of nominal voltages. Lower nominal voltages may limit performance relative to higher nominal voltages.
3. Current may exceed TDC for variable, limited periods of time, however the average current over any ~100 ms moving time period will be held to less than or equal to the TDC limit.



**CB 14 N**



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**CPU (ALL POWER)**

Size

Document Number	
-----------------	--

## Watchmen/Cyborg AMD

Rev

Date \_\_\_\_\_

Friday, October 23, 2020

Sheet 7 of 106


Date: Friday, October 23, 2020

Sheet 7 of 106




SSID = PCH


eDP




HDMI




TYPE-C DP




HDT






SVID



DISPLAY/SVI/JTAG/TEST



HDT&HDT+ NEED TO POP ON EV/EVT stage



DisplayPort	Device
0	eDP
1	HDMI out


eDP



HDMI

SVC	SVD	OUTPUT VOLTAGE (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8


HDT



SVID



HDMI



CB 14 N

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.




Title **CPU (DP/SVID/HDT/TEST)**

Size A3 Document Number **Watchmen/Cyborg AMD** Rev **X00**


Date: Friday, October 23, 2020 Sheet 8 of 106



# VSS



APU Caps



<https://vinafix.com>

CB 14 N

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>CPU (POWER CAP1)</b>		
Size Custom	Document Number <b>Watchmen/Cyborg AMD</b>	Rev <b>X00</b>
Date Friday, October 23, 2020	Sheet 10	of 106





Table 110. Decoupling Capacitors for Processor Power

Capacitor		VDDCR	VDDCR_SOC	VDDIO_MEM_S31, 2	VDDP	VDDP_S5	VDD_18	VDD_18_S5	VDD_33_S5	VDD_33	VDDIO_AUDIO	VDDBT_RTC_G
Value	Package Size / Material											
22 μF	0603 XSR	16BU	7BU	9BU	2BO	1BO	1BO	1BO	1BO	1BO	1BO	-
1.0 μF	0402 XSR	-	1BU	2BU	4BU + 4BO	2BU + 1BO	1BU + 1BO	1BU + 1BO	1BU + 1BO	1BU + 1BO	1BU	1BU
0.22 μF	0402 XSR	-	-	4(split)	-	-	-	-	-	-	-	1BU
180 pF	0402 COG NP0	1BU	1BU	1BU + 2(split)	1BU	-	-	-	-	-	-	-

CB 14 N

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CPU (POWER CAP2)**

Size: A4 | Document Number: **Watchmen/Cyborg AMD** | Rev: **X00**

Date: Friday, October 23, 2020 | Sheet: 11 of 106





## Standard Type





SPD Address of DIMMB

SPD SA2	0
SPD SA1	1
SPD SA0	0



Layout Note :	10uF x8
Place these Caps near DIMM2	1uF x8



5

4

3

2

1

D

D

C

C

(Blanking)

B


B

A

A


<https://vinafix.com>

CB 14 N

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>DDR (RSVD)</b>					
Size A4		Document Number <b>Watchmen/Cyborg AMD</b>			Rev <b>X00</b>
Date: Friday, October 23, 2020		Sheet 14		of 106	



(Blanking)

CB 14 N

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>DDR (RSVD)</b>			
Size A4	Document Number <b>Watchmen/Cyborg AMD</b>		Rev <b>X00</b>
Date: Friday, October 23, 2020		Sheet 15 of	106




<https://vinafix.com>




CB 14 N			
<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsiao Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CPU (I2C/GPIO/RTC/SMBus/HDA)</b>			
Size A2	Document Number	Rev	
<b>Watchmen/Cyborg AMD</b>		<b>X000</b>	
Date	Friday, October 23, 2020	Sheet 17	of 106

Main Func = USB

USB3.0 Port1



USB3.0 Port2




Finger Printer



IR Camera




Card Reader




Type C USB20



DP Type-C





20180418



BT




USB_OC#	
USB_OC0#	Type C
USB_OC1#	USB3.0 Power
USB_OC2#	USB3.0 Power
USB_OC3#	



Type-C


USB3.0 Port1





USB3.0 Port2




IR Camera



BlueTooth






20191025



Do Not Stuff  
Do Not Stuff

AGPIO13/USB\_OC5\_L  
If unused,  
enable internal pull up or pull down by software.



CB 14 N

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **CPU (USB)**

Size A3 Document Number **Watchmen/Cyborg AMD** Rev **X00**

Date: Friday, October 23, 2020 Sheet 18 of 106

(Blanking)

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (RSVD)**

Size  
A3

Document Number


Date: Friday, October 23, 2020

Rev  
X00

**Watchmen/Cyborg AMD**


Sheet 19 of 106

STRAP PINS



	PIN SPI_CLK NET SPI_CLK_ROM	PIN SYS_RESET_L//AGPIO1 NET SYS_RST#_CPU
PULL HIGH	Configured for internal clock-generator 10kΩ(± 5%) pull-up resistor to VDD_18 (DEFAULT)	Normal powerup / reset timing 10kΩ(± 5%) pull-up resistor to VDD_33_S5 (DEFAULT)
PULL LOW	Reserved	Reserved

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Strap)

Size  
A4

Document Number

Rev  
X00


Date: Friday, October 23, 2020

Sheet 20 of 106

Watchmen/Cyborg AMD

(Blanking)

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***CPU (RSVD)***

Size  
A3

Document Number

Date: Friday, October 23, 2020

**Watchmen/Cyborg AMD**


Sheet 21 of 106

Rev

**X00**

(Blanking)

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***CPU (RSVD)***

Size  
A3

Document Number

Date: Friday, October 23, 2020

Rev  
X00


**Watchmen/Cyborg AMD**

Sheet 22 of 106



(Blanking)

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size  
A3

Document Number





Date: Friday, October 23, 2020

Rev








X00

Watchmen/Cyborg AMD

Sheet 23 of 106





PCB VERSION (A/D/P/N/G)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X80	100.0k	10.0k	3.00V
X81	100.0k	20.0k	2.75V
X82	100.0k	33.0k	2.481V
A60	100.0k	47.0k	2.24V
EVB	100.0k	64.9k	2.00V
Reserved	100.0k	75.3k	1.83V
Reserved	100.0k	100.0k	1.65V
Reserved	100.0k	143.0k	1.35V
Reserved	100.0k	174.0k	1.25V
Reserved	100.0k	375.0k	1.00V






# SSID = Flash.ROM

1D8V\_VCCSPI



# SSID = RBAT



CB 14 N

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **FLASH / RTC**

Size A3 Document Number **Watchmen/Cyborg AMD** Rev **X00**

Date: Friday, October 23, 2020 Sheet 25 of 106

<https://winafix.com>





5

4

3

2

1

D

D

C

C

(Blanking)

B


B

A

A

<https://vinafix.com>

CB 14 N

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Audio</b>			
Size A4	Document Number		Rev <b>X00</b>
Date: Friday, October 23, 2020		Sheet 28 of	106






Main Func = Audio

(Blanking)


CB 14 N

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Watchmen/Cyborg AMD</b>		Rev <b>X00</b>
Date: Friday, October 23, 2020		Sheet 30 of	106

Main Func = LAN

(Blanking)

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN (Reserved)

Size  
A3

Document Number  
Watchmen/Cyborg AMD

Date: Friday, October 23, 2020

Rev  
X00

Sheet 31 of 106

Main Func = LAN


(Blanking)

(Blanking)

Main Func = USB2.0

<https://vinafix.com>

CB 14 N

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>USB Charger</b>					
Size A4	Document Number <b>Watchmen/Cyborg AMD</b>				Rev <b>X00</b>
Date: Friday, October 23, 2020			Sheet 34 of 106		


Main Func = USB3.0 Port1

[18] USB1\_USB30\_TX\_N >>>  
[18] USB1\_USB30\_TX\_P >>>  
[18] USB1\_USB30\_RX\_N >>>  
[18] USB1\_USB30\_RX\_P >>>







[18] USB1\_USB20\_N >>>  
[18] USB1\_USB20\_P >>>

[18] USB\_OC2# <<<

[24,35] USB\_PWR\_EN# >>>




USB3.0 Port1 Layout Note: Close USB3




Main Func = USB3.0 Port2

[18] USB\_OC1# <<<  
[24,35] USB\_PWR\_EN# >>>




USB3.0 Port1



Main Func = USB Charger

<https://vinafix.com>


CB 14 N

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>USB Charger</i></b>			
Size A4	Document Number <b><i>Watchmen/Cyborg AMD</i></b>		Rev <b><i>X00</i></b>
Date: Friday, October 23, 2020		Sheet 36 of	106



(Blanking)

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Watchmen/Cyborg AMD**

Date: Friday, October 23, 2020

Rev  
**X00**


Sheet 37 of 106

**Reserved**

Main Func = USB HUB

<https://vinafix.com>

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***USB HUB***

Size  
A4

Document Number  
***Watchmen/Cyborg AMD***

Rev  
***X00***


Date: Friday, October 23, 2020

Sheet 38 of 106

Main Func = USB3.0 Port1

<https://vinafix.com>

CB 14 N



**Wistron Corporation**  
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshui,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size  
A2

Document Number  
**Watchmen/Cyborg AMD**




Date: Friday, October 23, 2020

Rev  
**X00**

Sheet 39 of 106

# Power Sequence

- [17,24,51,52] APU\_SLP\_S3# >>
- [45] 3V\_5V\_EN <<
- [24,26] PURE\_HW\_SHUTDOWN# >>
- [24] S5\_ENABLE >>
- [17,24] SYS\_PWRGD >>
- [44,46] GROUPB\_PWRGD <<
- [24] 3D3V\_CAMERA\_EN >>



CB 14 N

**DELL** Wistron Corporation  
21F, 88, Sec.3, Hei Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Power Plane Enable&Sequence	
Size	Document Number	Rev
Custom	Watchmen/Cyborg AMD	X00
Date:	Friday, October 23, 2020	Sheet 40 of 106

Main Func = Power Plane & Sequence

(Blanking)

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Connected\_Standby(1/2)+DS3***

Size  
A4


Document Number

***Watchmen/Cyborg AMD***

Rev  
***X00***

(Blanking)

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected\_Standby(2/2)

Size

A3

Document Number

Watchmen/Cyborg AMD

Date: Friday, October 23, 2020

Rev

X00

Sheet


42

 of 






106



## 20180526 check



PROGRAMMING RESISTANCE #		TYPE TYP	DEFAULT RESISTANCE #	Autonomous clamping	DEFAULT ADJUSTABLE FREQ
MIN	MAX	D	CLL		
8.45			723Hz	No	1.5
14.7			1MHz	No	5.5
26.0			723Hz	No	0.475
38.0			723Hz	Yes	0.475
43.2			723Hz	Yes	1.5
52.5			723Hz	Yes	0.475
61.8			1MHz	No	1.5
82.5			723Hz	No	5.5
101			723Hz	No	0.475
115.1			723Hz	No	0.475
137			1MHz	No	1.5
147			723Hz	No	0.475
162			723Hz	Yes	1.5
178			723Hz	Yes	5.5
215			723Hz	Yes	0.475
237			1MHz	No	1.5
287			723Hz	No	0.475
347			723Hz	No	5.5
368			723Hz	No	0.475
388			1MHz	No	1.5
428			723Hz	No	5.5
468			723Hz	No	0.475
508			723Hz	No	0.475
548			1MHz	No	1.5
588			723Hz	No	5.5
628			723Hz	No	0.475
668			723Hz	No	0.475
708			1MHz	No	1.5
748			723Hz	No	5.5
788			723Hz	No	0.475
828			723Hz	No	0.475
868			1MHz	No	1.5
908			723Hz	No	5.5
948			723Hz	No	0.475
988			723Hz	No	0.475
1028			1MHz	No	1.5
1068			723Hz	No	5.5
1108			723Hz	No	0.475
1148			723Hz	No	0.475
1188			1MHz	No	1.5
1228			723Hz	No	5.5
1268			723Hz	No	0.475
1308			723Hz	No	0.475
1348			1MHz	No	1.5
1388			723Hz	No	5.5
1428			723Hz	No	0.475
1468			723Hz	No	0.475
1508			1MHz	No	1.5
1548			723Hz	No	5.5
1588			723Hz	No	0.475
1628			723Hz	No	0.475
1668			1MHz	No	1.5
1708			723Hz	No	5.5
1748			723Hz	No	0.475
1788			723Hz	No	0.475
1828			1MHz	No	1.5
1868			723Hz	No	5.5
1908			723Hz	No	0.475
1948			723Hz	No	0.475
1988			1MHz	No	1.5
2028			723Hz	No	5.5
2068			723Hz	No	0.475
2108			723Hz	No	0.475
2148			1MHz	No	1.5
2188			723Hz	No	5.5
2228			723Hz	No	0.475
2268			723Hz	No	0.475
2308			1MHz	No	1.5
2348			723Hz	No	5.5
2388			723Hz	No	0.475
2428			723Hz	No	0.475
2468			1MHz	No	1.5
2508			723Hz	No	5.5
2548			723Hz	No	0.475
2588			723Hz	No	0.475
2628					




Location	Gen11	Gen12
PR44A0	DY	Stuff
PR44D6	DY	Stuff
PR44D7	DY	Stuff
PR44D8	DY	Stuff
PC44D0	Stuff	DY
QC44D1	Stuff	DY
PQ44D1	Stuff	DY
PR44D0	Stuff	DY
PR44D1	Stuff	DY
PR44D2	Stuff	DY
PR44D3	Stuff	DY
PR44D4	Stuff	DY
PR44D5	Stuff	DY
PR44A7	Stuff	Stuff
PR44A8	DY	DY
PR44D0	Stuff	Stuff




SSID = PWR.Plane.Regulator\_5V


OFFPAGE-Signal



OFFPAGE-GAP




# SY8288C For 5V



SSID = PWR.Plane.Regulator\_3D3V


OFFPAGE-Signal



OFFPAGE-GAP



# SY8388B3 For 3D3V



FPR S5 SSO 20191209 REMOVE ALL

<https://vinafix.com>

CB 14 N

**DELL** Wistron Corporation  
21F, 8F, 5th Fl., Hsin Tai Wu Rd., Hsinchu, Taiwan 301, Taiwan, R.O.C.

**POWER (SY8288 5V/3D3V)**



Doc. No. Document Number  
Rev. 1.00  
Date: 1999-03-28

Watchmen/Cyborg AMD


Rev. 1.00



# OFFPAGE



PWR\_DCBATOUT\_VCCOCORE





For acoustic noise

[46] PWR\_VCORE\_LGA >>> PWR\_VCORE\_LGA  
[46] PWR\_VCORE\_HGA >>>  
[46] PWR\_VCORE\_PHA >>>  
[46] PWR\_VCORE\_BOOTA >>>

[46.47] PWR\_VCORE\_ISEN1P <<< PWR\_VCORE\_ISEN1P  
[46.47] PWR\_VCORE\_ISEN1N <<< PWR\_VCORE\_ISEN1N  
[46.47] PWR\_VCORE\_ISEN2P <<< PWR\_VCORE\_ISEN2P

[46] PWR\_VCORE\_LGB >>> PWR\_VCORE\_LGB  
[46] PWR\_VCORE\_HGB >>>  
[46] PWR\_VCORE\_PHB >>>  
[46] PWR\_VCORE\_BOOTB >>>

[46.47] PWR\_VCORE\_ISEN2P <<< PWR\_VCORE\_ISEN2P  
[46.47] PWR\_VCORE\_ISEN1N <<< PWR\_VCORE\_ISEN1N  
[46.47] PWR\_VCORE\_ISEN1P <<< PWR\_VCORE\_ISEN1P




TDC=45A  
Imax=70A

VCORE : 330uF/6m ohm \* 6pcs+22uF \* 30pcs

CB 14 N

緯創資通		Wistron Corporation	
RT3662A CPUCORE		ROSA NB STD POWER	
Size	Document Number	Rev	SA
Custom			
Date:	Project: October 25, 2010	Sheet	47 of 108

**OFFPAGE\_GAP**

**TDC=13A**  
**Imax=17A**

**NB : 330uF /9mohm\* 2pcs+22uF \* 12pcs**

Cyntec. 7.6mm x6.8mmx3.0mm  
DCR: 0.9m Ohm+/-5%  
Idc : 35A , Isat : 41A

close to PL4801

**CB 14 N**

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

<b>Title</b>	

**RT3662A CPUCORE**

Size

Document Number	1175002
-----------------	---------

# ROSA NB STD POWER

Rev
-----

Date: Friday, October 23, 2020

Sheet 41

106

**S.**



<https://vinafix.com>

TBD



TBD




OFFPAGE-Signal




OFFPAGE-GAP



VDDP\_S5




VDDP\_S0





(Blanking)

CB 14 N

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>Reserved</i></b>			
Size A4	Document Number <b><i>Watchmen/Cyborg AMD</i></b>		Rev <b><i>X00</i></b>
Date: Friday, October 23, 2020		Sheet 53 of	106


SSID = PWR.Plane.Regulator\_1D8V

OFFPAGE-Signal

PH on EE Side




[52] PWR\_1D8V\_PG << PWR\_1D8V\_PG

20180430 follow starload





[24] 1D8V\_AUX\_EN <<

OFFPAGE-GAP



# SY8386RHC for 1D8V\_VDD



CB 14 N

<b>DELL</b>			<b>Wistron Corporation</b>			
21F, 8R, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.						
Title			POWER (SY8386RHC_1D8V)			Rev
Size			Document Number			X00
Custom			Watchmen/Cyborg AMD			
Date: Friday, October 23, 2020			Sheet 54 of 106			



(Blanking)









## Main Func = HDMI

[8]	HDMI_DDI_TX_N0	
[8]	HDMI_DDI_TX_P0	
[8]	HDMI_DDI_TX_N1	
[8]	HDMI_DDI_TX_P1	
[8]	HDMI_DDI_TX_N2	
[8]	HDMI_DDI_TX_P2	
[8]	HDMI_DDI_TX_N3	
[8]	HDMI_DDI_TX_P3	

[8] HDMI\_DET\_CPU <<————


[8] HDMI\_SCL\_CPU >> \_\_\_\_\_

[8] HDMI\_SDA\_CPU << >>\_\_\_\_\_



(Blanking)

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**(Reserved)**

Size  
A3


Document Number  
**Watchmen/Cyborg AMD**

Rev  
**X00**

Date: Friday, October 23, 2020

Sheet 58 of 106

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Watchmen/Cyborg AMD

Rev

X00


Date: Friday, October 23, 2020

Sheet 59 of 106

Main Func = HDD

(Blanking)

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

SATA IF HDD/ODD

Size  
A3

Document Number  
Watchmen/Cyborg AMD

Date: Friday, October 23, 2020

Rev  
X00


Sheet 60 of 106





## PCIE



## PCIE\_CLK








## USB2.0




## Power EN












## UART



20190723




Note: pin 76 and pin 77 need contact to GND



(Blanking)

CB 14 N

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A4	Document Number <b>Watchmen/Cyborg AMD</b>		Rev <b>X00</b>
Date: Friday, October 23, 2020		Sheet 62 of	106

```

[7]  SSD_PCE_RX_N0 >>>
[7]  SSD_PCE_RX_P0 >>>
[3]  SSD_PCE_TX_N0 >>>
[3]  SSD_PCE_TX_P0 >>>

[13] SSD_PCE_RX_N1 >>>
[13] SSD_PCE_RX_P1 >>>
[3]  SSD_PCE_TX_N1 >>>
[3]  SSD_PCE_TX_P1 >>>

[23] SSD_PCE_RX_N2 >>>
[23] SSD_PCE_RX_P2 >>>
[3]  SSD_PCE_TX_N2 >>>
[3]  SSD_PCE_TX_P2 >>>

[33] SSD_PCE_RX_N3 >>>
[33] SSD_PCE_RX_P3 >>>
[3]  SSD_PCE_TX_N3 >>>
[3]  SSD_PCE_TX_P3 >>>





[16] SSD_CLK_CPU_N >>>
[16] SSD_CLK_CPU_P >>>

[16] SSD_CLKREQ_CPU_N >>>

[17,24,61,63,91] PLT_RST# >>>



[94] SSD_LED# >>>

```



power supply	3.3V
Active Power	80mA / 0.145W SAMSUNG 85mA/0.15mW Intel
Idle Power	41mA / 142mW SAMSUNG 42mA/75mW Intel

[3]	SSD_PCE_TX_P8	SSD_PCE_TX_P8	SSD_PCE_TX_P8
[3]	SSD_PCE_TX_N8	SSD_PCE_TX_N8	SSD_PCE_TX_N8
[3]	SSD_PCE_RX_N8	SSD_PCE_RX_N8	SSD_PCE_RX_N8
[3]	SSD_PCE_RX_P8	SSD_PCE_RX_P8	SSD_PCE_RX_P8
[3]	SSD_PCE_TX_P9	SSD_PCE_TX_P9	SSD_PCE_TX_P9
[3]	SSD_PCE_TX_N9	SSD_PCE_TX_N9	SSD_PCE_TX_N9
[3]	SSD_PCE_RX_P9	SSD_PCE_RX_P9	SSD_PCE_RX_P9
[3]	SSD_PCE_RX_N9	SSD_PCE_RX_N9	SSD_PCE_RX_N9
[3]	SSD_PCE_TX_P10	SSD_PCE_TX_P10	SSD_PCE_TX_P10
[3]	SSD_PCE_TX_N10	SSD_PCE_TX_N10	SSD_PCE_TX_N10
[3]	SSD_PCE_RX_P10	SSD_PCE_RX_P10	SSD_PCE_RX_P10
[3]	SSD_PCE_RX_N10	SSD_PCE_RX_N10	SSD_PCE_RX_N10
[3]	SSD_PCE_TX_P11	SSD_PCE_TX_P11	SSD_PCE_TX_P11
[3]	SSD_PCE_TX_N11	SSD_PCE_TX_N11	SSD_PCE_TX_N11
[3]	SSD_PCE_RX_P11	SSD_PCE_RX_P11	SSD_PCE_RX_P11
[3]	SSD_PCE_RX_N11	SSD_PCE_RX_N11	SSD_PCE_RX_N11
[16]	SSD2_CLK_CPU_P	SSD2_CLK_CPU_P	SSD2_CLK_CPU_P
[16]	SSD2_CLK_CPU_N	SSD2_CLK_CPU_N	SSD2_CLK_CPU_N
[16]	SSD2_CLKREQ_CPU_N	SSD2_CLKREQ_CPU_N	SSD2_CLKREQ_CPU_N
[17,24,61,63,91]	PLT_RST#	PLT_RST#	PLT_RST#



Q2 14 N

**DELL** **Wistron Corporation**  
 21F, 8/F, Sec. 1, Hsin-Tai Rd., Hsinchu,  
 Taipei Hsien 321, Taiwan, R.O.C.


File: **INT 10 (SSD M.2)**

Size	Document Number	Rev
A1	<b>Watchmen/Cyborg AMD</b>	X00
Order: Friday, October 23, 2009	Expiry: 63	of 106


Main Func = Power BTN

[24] LID\_CL\_SIO# <<< \_\_\_\_\_  
[24] KBC\_PWRBTN# <<< \_\_\_\_\_  
  
[67] LID\_CLOSE#\_MR1 >>> \_\_\_\_\_  
[66] KBC\_PWRBTN#\_R <<< \_\_\_\_\_

Low actived from KBC GPIO




Power button



Main Func = Battery LED

[24] CHG\_AMBER\_LED# >>> \_\_\_\_\_  
  
[24] BATT\_WHITE\_LED# >>> \_\_\_\_\_


Low actived from KBC GPIO



Main Func = HDD LED

[24] SATA\_LED# >>> \_\_\_\_\_  
  
[17] SATA\_ACT# >>> \_\_\_\_\_  
[63] SSD\_LED# >>> \_\_\_\_\_  
<https://vinafix.com>

SATA HDD LED  
LOW actived from PCH GPIO  
EVT 0509 :Copy Intel




Layout note:  
G6401 place to bottom  
G6402 place to top


Main Func = KB

- 20180402
- [24] CAP\_LED#\_D >>> \_\_\_\_\_
- [24] KS[0..7] >>> \_\_\_\_\_
- [24] KSQ[0..16] <<< \_\_\_\_\_
- [16] KB\_DET# <<< \_\_\_\_\_
- [17] KB\_LED\_BL\_DET <<< \_\_\_\_\_
- [24] KB\_LED\_PWM >>> \_\_\_\_\_


Keyboard Backlight (Reserved)



CAP LED Control  
LOW active from KBC GPIO



Internal Keyboard Connector




Main Func = TPAD


- [24] TP\_WAKE\_KBC# <<< \_\_\_\_\_
- [17] TP\_WAKE\_CPU# <<< \_\_\_\_\_
- [24] TP\_ON# >>> \_\_\_\_\_
- [24] TP\_LOCK# <<< \_\_\_\_\_
- [24] CLK\_TP\_SIO <<< \_\_\_\_\_
- [24] DAT\_TP\_SIO <<< \_\_\_\_\_
- [17.66] CPU\_IC\_SCL\_P3 >>> \_\_\_\_\_
- [17.66] CPU\_IC\_SDA\_P3 >>> \_\_\_\_\_

BOM SELECT TP\_WAKE


NO STUFF NON TP\_WAKE



Follow RR




Precision Touch Pad Connector



Support PTP


PS2

Need to check with SW.












I2C

Follow RR




CB 14 N

# Main Func = IO Connector




## I/O Board Connector (Colay)



E3

4mil for trace width and trace to trace .




Wistron Confidential document. Anyone can not  
duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

<https://vinafix.com>





Main Func = Hall Sensor

[24] LID\_POWER\_ON# >>>  
[66] LID\_C1\_NB# <<<  
[64] LID\_CLOSE#\_MR1 >>>

LID sensor



SSID = DEBUG PORT



CB 14 N

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Dubug connector**

Size A4	Document Number <b>Watchmen/Cyborg AMD</b>	Rev <b>X00</b>
------------	---	-------------------

Date: Friday, October 23, 2020 Sheet 68 of 106




(Blanking)

SSID = User.interface

[17.55] SENSOR\_RC\_SCL <<>>  
[17.55] SENSOR\_RC\_SDA <<>>  
[17] GSENSOR\_INT\_R <<<

## Mantis Accelerometer for adaptive thermal and HDD protection

The slave address (SAD) associated to the **LNG2DM** is 010100xb. The **SDO/SA0** pad can be used to modify the least significant bit of the device **address**. If the SA0 pad is connected to a voltage supply, LSB is '1' (address 0101001b) or, if the SA0 pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I<sup>2</sup>C lines.




### Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can


### Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.



<https://vinafix.com>

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Type C PD (CCG4)**

Size  
A3

Document Number  
**Watchmen/Cyborg AMD**

Date: Friday, October 23, 2020


Rev  
**X00**

Sheet 71 of 106



Main Func = TYPEC MUX

From CPU



DisplayPort AUX



MUX I2C



Re-Driver ctrl
















Need a GPIO from CCG5

HPD



I2C/USB MUX


TypeC CC





(Blanking)

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Watchmen/Cyborg AMD**

Date: Friday, October 23, 2020

Rev  
**X00**

Sheet 75 of 106

**Reserved**


Main Func = dGPU

Reserve



Reserve

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


166

GPU (2/5) DIGITALOUT

Size	Document Number	Rev
Custom	Watchmen/Cyborg AMD	X00
Date: Friday, October 23, 2020		Sheet 77 of 106

Reserve

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (3/5) VRAM I/F

Size  
Custom

Document Number  
Watchmen/Cyborg AMD

Rev  
X00

Date: Friday, October 23, 2020


1

Sheet 78 of 106

Reserve

# Reserve


CB 14 N

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU (5/5) PWR/GND</b>			
Size	Document Number		Rev
A4	<b>Watchmen/Cyborg AMD</b>		<b>X00</b>
Date:	Friday, October 23, 2020		Sheet 80 of 106

Reserve

Reserve

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hejin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File  
**GPU (BOMACO)**

Size  
C

Document Number  
**Watchmen/Cyborg AMD**

Rev  
**X00**

Date: Friday, October 23, 2020Sheet 82 of 105

Main Func = dGPU

(Blanking)

Main Func = dGPU

(Blanking)



Reserve

081418

 **Wistron Corporation**  
100, No. 100, Sec. 2, Hsinchuang Rd., Hsinchu,  
Taiwan 300, R.O.C.

**dGPU\_VDDC**

Wistron Cybern AMD

001

Reserve

CS 14-N



**Wistron Corporation**  
21F, 8B, Sec. 1, Hsin-Tai Wu Rd., Hsichih,  
Taichung Hsien 421, Taiwan, R.O.C.

Part

0D875V/VDD1D8V/1D35V

Rev

100

Doc

Document Number

Created

Watchmen/Cyborg AMD

AMD

X00

Date

Friday, October 23, 2009

Print

85

of

106

5

4

3

2

1

D

D

C

C

(Blanking)


B

B

A


A

CB 14 N

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>GPU DISCHARGE</b>					
Size		Document Number			Rev
A4		<b>Watchmen/Cyborg AMD</b>			<b>X00</b>
Date: Friday, October 23, 2020			Sheet 87 of 106		

(Blanking)

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Watchmen/Cyborg AMD**


Date: Friday, October 23, 2020

Rev  
**X00**



Sheet 88 of 106

**Reserved**

# Main Func = UnusedParts










## CPU SKREW HOLE





# Main Func = EMI Capacitors

Mind the voltage rating of the caps.




# Main Func = RF Capacitors

Mind the voltage rating of the caps.



(Blanking)

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Watchmen/Cyborg AMD**

Date: Friday, October 23, 2020




Rev  
**X00**


Sheet 90 of 106

**Reserved**

# Main Func = TPM

[16,24,68] LPC\_RST#  
[17,24,61,63] PLT\_RST#  
[24,25] SPI\_CLK\_ROM\_R  
[16,24,25] SPI\_SI\_ROM  
[16,24,25] SPI\_SO\_ROM  
[16] SPI\_CS\_ROM\_N2  
[17] PIRQA#





**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**INT IO (TPM)**


Size  
A4

Document Number  
**Watchmen/Cyborg AMD**

Rev  
**X00**

Date: Friday, October 23, 2020

Sheet 91 of 106



CB 14 N

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title		<b>(Reserved)Finger Print</b>	
Size	Document Number	Rev	
Custom	<b>Watchmen/Cyborg AMD</b>	<b>X00</b>	
Date: Friday, October 23, 2020		Sheet	92 of 106




(Blanking)

(Blanking)

(Blanking)

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size  
A3

Document Number  
**Watchmen/Cyborg AMD**

Date: Friday, October 23, 2020


Rev  
**X00**

Sheet 95 of 106

(Blanking)

(Blanking)

CB 14 N



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***LVDS Switch***

Size  
A3

Document Number  
**Watchmen/Cyborg AMD**


Rev  
**X00**

Date: Friday, October 23, 2020

Sheet 97 of 106

(Blanking)

CB 14 N



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size  
A3

Document Number  
**Watchmen/Cyborg AMD**

Rev  
**X00**

Date: Friday, October 23, 2020

Sheet 98 of 106

Main Func = Debug

(Blanking)






# Change notes -









Phase	Date	Sch Page	Location	Reason of change	Owner
DVT1	2018/9/13	24	Add D2409 ,R2489 to KBC_GPI005 for Mods about Lan function.	Follow AMD's suggestion	EE
DVT1	2018/9/18	16	R1623/R1624 OR 0402->0201	Add layout spacing	EE
DVT1	2018/9/20	40	ADD R4014	For break down easily	EE
DVT1	2018/9/20	30	R4637 change to 340 ohm,PR4601 change to 187 ohm, and PR4601 change to 187 ohm	Follow AMD's stardust test result	PWR
DVT1	2018/9/21	46	PR4625 change 9.53K/0402 for VR HOT	For VR HOT	PWR
DVT1	2018/9/21	16	R1609 change 33ohm and EC1615 change 33P	Reduce noise	EMC
DVT1	2018/9/27	24	R2428	20K for PCB_VERSION_DVT1	EE
DVT2	2019/11/13	44,48	TC4801 PT4402	DY by acoustic test	EE
DVT2	2019/11/15	24	R2428	33K for PCB_VERSION_DVT2	EE
DVT2	2019/11/16	74	C7493 DY,C7491 C7492 10U change to 22U	Follow Factory suggestion	EE
A00	2018/12/3	8	R806,R807,R809	short PAD for MP	EE
A00	2018/12/3	9	R901,R902,R903,R904	short PAD for MP	EE
A00	2018/12/5	11	R1102,R1103,R1104,R1105,R1106	short PAD for MP	EE
A00	2018/12/5	16	R1613,R1614,R1621,R1622,R1607,R1616	short PAD for MP	EE
A00	2018/12/7	17	R1772,R1722,R1723,R1773,R1712,R1706	short PAD for MP	EE
A00	2018/12/21	18	R1807	short PAD for MP	EE
A00	2018/12/21	24	R2411,R2416,R2419,R2420,R2413,R2445,R2468,R2422,R2457,R2456,R2421,R2426,R2427,R2437,R2443	short PAD for MP	EE
A00	2018/12/21	24	R2428	47K for PCB_VERSION_A00	EE
A00	2018/12/21	25	R2508	short PAD for MP	EE
A00	2018/12/21	26	R2618,R2619,R2615,R2605,R2613,R2614,R2612	short PAD for MP	EE
A00	2018/12/24	27	R2741,R2734,R2721,R2718,R2712,R2720,R2704,R2705,R2706,R2708	short PAD for MP	EE
A00	2018/12/24	29	R2901,R2902,R2903,R2904,R2906,R2907,R2909,R2911,R2923,R2914	short PAD for MP	EE
A00	2018/12/24	34	R3432	short PAD for MP	EE
A00	2018/12/24	35	R3501,R3502,R3503,R3504,R3512,R3524,R3533,R3521,R3522	short PAD for MP	EE
A00	2018/12/24	38	R3805,R3806,R3821,R3822,R3803	short PAD for MP	EE
A00	2018/12/25	40	R4001,R4013,R4012,R4008,R4007,R4005	short PAD for MP	EE
A00	2018/12/25	40	R4014	remove R4014,short	EE
A00	2018/12/25	43	EL4301,EL4302,EL4303,EL4304,R4380	short PAD for MP	EE
A00	2018/12/25	55	R5514,R5523,R5508,R5531,R5502,R5537,R5538	short PAD for MP	EE
A00	2018/12/25	57	R5712,R5715	short PAD for MP	EE
A00	2018/12/25	60	R6001,R6016	short PAD for MP	EE
A00	2018/12/25	61	R6143,R6110,R6111	short PAD for MP	EE
A00	2018/12/25	63	R6328,R6327	short PAD for MP	EE
A00	2018/12/25	63	R6321,R6331	改成兩個 0805 Short PAD	EE
A00	2018/12/25	64	R6404,R6405	short PAD for MP	EE

<https://vinafix.com>

CB 14 N

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		<b>Change History</b>	
		Size A3 Document Number <b>Watchmen/Cyborg AMD</b>	Rev <b>X00</b>
Date: Friday, October 23, 2020		Sheet 101 of 106	

Power Up Sequence




<https://winafix.com>




# Type-C Adapter sequence

Type-C ADP IN without Barrel ADP (DC mode)




Type-C ADP OUT without Barrel ADP (DC mode)




<https://vinafix.com>


Type-C ADP IN after Barrel ADP in




Type-C ADP OUT after Barrel ADP in




Type-C ADP IN without battery (Dead Battery)



# Thermal Block Diagram



# Audio Block Diagram



# CLK Block Diagram

